2023-03-28 16:36:19 +02:00
|
|
|
#pragma once
|
|
|
|
#include <string>
|
2023-03-31 19:27:06 +02:00
|
|
|
#include <inttypes.h>
|
2023-03-28 16:36:19 +02:00
|
|
|
#include "../types.h"
|
|
|
|
#include "../Core/FsFile.h"
|
|
|
|
|
|
|
|
struct self_header
|
|
|
|
{
|
|
|
|
static const u32 signature = 0x1D3D154Fu;
|
|
|
|
|
|
|
|
u32 magic;
|
|
|
|
u08 version;
|
|
|
|
u08 mode;
|
|
|
|
u08 endian;// 1 is little endian
|
|
|
|
u08 attributes;
|
|
|
|
u08 category;
|
|
|
|
u08 program_type;
|
|
|
|
u16 padding1;
|
|
|
|
u16 header_size;
|
|
|
|
u16 meta_size;
|
|
|
|
u32 file_size;
|
|
|
|
u32 padding2;
|
|
|
|
u16 segment_count;
|
|
|
|
u16 unknown1A; //always 0x22
|
|
|
|
u32 padding3;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct self_segment_header
|
|
|
|
{
|
|
|
|
u64 flags;
|
2023-03-30 16:38:37 +02:00
|
|
|
u64 file_offset;
|
|
|
|
u64 file_size;
|
|
|
|
u64 memory_size;
|
2023-03-28 16:36:19 +02:00
|
|
|
};
|
|
|
|
|
2023-03-31 19:27:06 +02:00
|
|
|
|
2023-04-05 19:21:44 +02:00
|
|
|
constexpr u08 EI_MAG0 = 0;/* e_ident[] indexes */
|
|
|
|
constexpr u08 EI_MAG1 = 1;
|
|
|
|
constexpr u08 EI_MAG2 = 2;
|
|
|
|
constexpr u08 EI_MAG3 = 3;
|
|
|
|
constexpr u08 EI_CLASS = 4;
|
|
|
|
constexpr u08 EI_DATA = 5;
|
|
|
|
constexpr u08 EI_VERSION = 6;
|
|
|
|
constexpr u08 EI_OSABI = 7;
|
|
|
|
constexpr u08 EI_ABIVERSION = 8;
|
|
|
|
|
|
|
|
// Magic number
|
|
|
|
constexpr u08 ELFMAG0 = 0x7F;
|
|
|
|
constexpr u08 ELFMAG1 = 'E';
|
|
|
|
constexpr u08 ELFMAG2 = 'L';
|
|
|
|
constexpr u08 ELFMAG3 = 'F';
|
|
|
|
|
|
|
|
//other ident fields , only ps4 neccesary ones
|
|
|
|
constexpr u08 ELFCLASS64 = 2;
|
|
|
|
constexpr u08 ELFDATA2LSB = 1;
|
|
|
|
constexpr u08 ELFOSABI_FREEBSD = 9; // FreeBSD
|
|
|
|
constexpr u08 ELFABIVERSION_AMDGPU_HSA_V2 = 0;
|
|
|
|
|
|
|
|
//type fields PS4 specific
|
|
|
|
constexpr u16 ET_DYNEXEC = 0xFE10; // Executable file
|
|
|
|
constexpr u16 ET_DYNAMIC = 0xFE18; // Shared
|
|
|
|
|
2023-04-18 10:33:53 +02:00
|
|
|
typedef enum : u16 {
|
|
|
|
ET_NONE = 0x0,
|
|
|
|
ET_REL = 0x1,
|
|
|
|
ET_EXEC = 0x2,
|
|
|
|
ET_DYN = 0x3,
|
|
|
|
ET_CORE = 0x4,
|
|
|
|
ET_SCE_EXEC = 0xfe00,
|
|
|
|
ET_SCE_STUBLIB = 0xfe0c,
|
|
|
|
ET_SCE_DYNEXEC = 0xfe10,
|
|
|
|
ET_SCE_DYNAMIC = 0xfe18
|
|
|
|
} e_type_s;
|
|
|
|
|
2023-04-18 13:14:58 +02:00
|
|
|
typedef enum : u16 {
|
|
|
|
EM_NONE = 0, /* No machine */
|
|
|
|
EM_M32 = 1, /* AT&T WE 32100 */
|
|
|
|
EM_SPARC = 2, /* SPARC */
|
|
|
|
EM_386 = 3, /* Intel 80386 */
|
|
|
|
EM_68K = 4, /* Motorola 68000 */
|
|
|
|
EM_88K = 5, /* Motorola 88000 */
|
|
|
|
EM_860 = 7, /* Intel 80860 */
|
|
|
|
EM_MIPS = 8, /* MIPS I Architecture */
|
|
|
|
EM_S370 = 9, /* IBM System/370 Processor */
|
|
|
|
EM_MIPS_RS3_LE = 10, /* MIPS RS3000 Little-endian */
|
|
|
|
EM_PARISC = 15, /* Hewlett-Packard PA-RISC */
|
|
|
|
EM_VPP500 = 17, /* Fujitsu VPP500 */
|
|
|
|
EM_SPARC32PLUS = 18, /* Enhanced instruction set SPARC */
|
|
|
|
EM_960 = 19, /* Intel 80960 */
|
|
|
|
EM_PPC = 20, /* PowerPC */
|
|
|
|
EM_PPC64 = 21, /* 64-bit PowerPC */
|
|
|
|
EM_S390 = 22, /* IBM System/390 Processor */
|
|
|
|
EM_V800 = 36, /* NEC V800 */
|
|
|
|
EM_FR20 = 37, /* Fujitsu FR20 */
|
|
|
|
EM_RH32 = 38, /* TRW RH-32 */
|
|
|
|
EM_RCE = 39, /* Motorola RCE */
|
|
|
|
EM_ARM = 40, /* Advanced RISC Machines ARM */
|
|
|
|
EM_ALPHA = 41, /* Digital Alpha */
|
|
|
|
EM_SH = 42, /* Hitachi SH */
|
|
|
|
EM_SPARCV9 = 43, /* SPARC Version 9 */
|
|
|
|
EM_TRICORE = 44, /* Siemens TriCore embedded processor */
|
|
|
|
EM_ARC = 45, /* Argonaut RISC Core, Argonaut Technologies Inc. */
|
|
|
|
EM_H8_300 = 46, /* Hitachi H8/300 */
|
|
|
|
EM_H8_300H = 47, /* Hitachi H8/300H */
|
|
|
|
EM_H8S = 48, /* Hitachi H8S */
|
|
|
|
EM_H8_500 = 49, /* Hitachi H8/500 */
|
|
|
|
EM_IA_64 = 50, /* Intel IA-64 processor architecture */
|
|
|
|
EM_MIPS_X = 51, /* Stanford MIPS-X */
|
|
|
|
EM_COLDFIRE = 52, /* Motorola ColdFire */
|
|
|
|
EM_68HC12 = 53, /* Motorola M68HC12 */
|
|
|
|
EM_MMA = 54, /* Fujitsu MMA Multimedia Accelerator */
|
|
|
|
EM_PCP = 55, /* Siemens PCP */
|
|
|
|
EM_NCPU = 56, /* Sony nCPU embedded RISC processor */
|
|
|
|
EM_NDR1 = 57, /* Denso NDR1 microprocessor */
|
|
|
|
EM_STARCORE = 58, /* Motorola Star*Core processor */
|
|
|
|
EM_ME16 = 59, /* Toyota ME16 processor */
|
|
|
|
EM_ST100 = 60, /* STMicroelectronics ST100 processor */
|
|
|
|
EM_TINYJ = 61, /* Advanced Logic Corp. TinyJ embedded processor family */
|
|
|
|
EM_X86_64 = 62, /* AMD x86-64 architecture (PS4) */
|
|
|
|
EM_PDSP = 63, /* Sony DSP Processor */
|
|
|
|
EM_PDP10 = 64, /* Digital Equipment Corp. PDP-10 */
|
|
|
|
EM_PDP11 = 65, /* Digital Equipment Corp. PDP-11 */
|
|
|
|
EM_FX66 = 66, /* Siemens FX66 microcontroller */
|
|
|
|
EM_ST9PLUS = 67, /* STMicroelectronics ST9+ 8/16 bit microcontroller */
|
|
|
|
EM_ST7 = 68, /* STMicroelectronics ST7 8-bit microcontroller */
|
|
|
|
EM_68HC16 = 69, /* Motorola MC68HC16 Microcontroller */
|
|
|
|
EM_68HC11 = 70, /* Motorola MC68HC11 Microcontroller */
|
|
|
|
EM_68HC08 = 71, /* Motorola MC68HC08 Microcontroller */
|
|
|
|
EM_68HC05 = 72, /* Motorola MC68HC05 Microcontroller */
|
|
|
|
EM_SVX = 73, /* Silicon Graphics SVx */
|
|
|
|
EM_ST19 = 75, /* Digital VAX */
|
|
|
|
EM_CRIS = 76, /* Axis Communications 32-bit embedded processor */
|
|
|
|
EM_JAVELIN = 77, /* Infineon Technologies 32-bit embedded processor */
|
|
|
|
EM_FIREPATH = 78, /* Element 14 64-bit DSP Processor */
|
|
|
|
EM_ZSP = 79, /* LSI Logic 16-bit DSP Processor */
|
|
|
|
EM_MMIX = 80, /* Donald Knuth's educational 64-bit processor */
|
|
|
|
EM_HUANY = 81, /* Harvard University machine-independent object files */
|
|
|
|
EM_PRISM = 82, /* SiTera Prism */
|
|
|
|
EM_AVR = 83, /* Atmel AVR 8-bit microcontroller */
|
|
|
|
EM_FR30 = 84, /* Fujitsu FR30 */
|
|
|
|
EM_D10V = 85, /* Mitsubishi D10V */
|
|
|
|
EM_D30V = 86, /* Mitsubishi D30V */
|
|
|
|
EM_V850 = 87, /* NEC v850 */
|
|
|
|
EM_M32R = 88, /* Mitsubishi M32R */
|
|
|
|
EM_MN10300 = 89, /* Matsushita MN10300 */
|
|
|
|
EM_MN10200 = 90, /* Matsushita MN10200 */
|
|
|
|
EM_PJ = 91, /* PicoJava */
|
|
|
|
EM_OPENRISC = 92, /* OpenRISC 32-bit embedded processor */
|
|
|
|
EM_ARC_A5 = 93, /* ARC Cores Tangent-A5 */
|
|
|
|
EM_XTENSA = 94, /* Tensilica Xtensa Architecture */
|
|
|
|
EM_VIDEOCORE = 95, /* Alphamosaic VideoCore processor */
|
|
|
|
EM_TMM_GPP = 96, /* Thompson Multimedia General Purpose Processor */
|
|
|
|
EM_NS32K = 97, /* National Semiconductor 32000 series */
|
|
|
|
EM_TPC = 98, /* Tenor Network TPC processor */
|
|
|
|
EM_SNP1K = 99, /* Trebia SNP 1000 processor */
|
|
|
|
EM_ST200 = 100, /* STMicroelectronics (www.st.com) ST200 microcontroller */
|
|
|
|
EM_IP2K = 101, /* Ubicom IP2xxx microcontroller family */
|
|
|
|
EM_MAX = 102, /* MAX Processor */
|
|
|
|
EM_CR = 103, /* National Semiconductor CompactRISC microprocessor */
|
|
|
|
EM_F2MC16 = 104, /* Fujitsu F2MC16 */
|
|
|
|
EM_MSP430 = 105, /* Texas Instruments embedded microcontroller msp430 */
|
|
|
|
EM_BLACKFIN = 106, /* Analog Devices Blackfin (DSP) processor */
|
|
|
|
EM_SE_C33 = 107, /* S1C33 Family of Seiko Epson processors */
|
|
|
|
EM_SEP = 108, /* Sharp embedded microprocessor */
|
|
|
|
EM_ARCA = 109, /* Arca RISC Microprocessor */
|
|
|
|
EM_UNICORE = 110 /* Microprocessor series from PKU-Unity Ltd. and MPRC */
|
|
|
|
} e_machine_es;
|
|
|
|
|
|
|
|
typedef enum :u32 {
|
|
|
|
EV_NONE = 0x0,
|
|
|
|
EV_CURRENT = 0x1
|
|
|
|
} e_version_es;
|
2023-03-31 19:27:06 +02:00
|
|
|
|
2023-03-31 07:59:19 +02:00
|
|
|
struct elf_header
|
|
|
|
{
|
|
|
|
u08 e_ident[16]; /* ELF identification */
|
2023-04-18 10:33:53 +02:00
|
|
|
e_type_s e_type; /* Object file type */
|
2023-04-18 13:14:58 +02:00
|
|
|
e_machine_es e_machine; /* Machine type */
|
|
|
|
e_version_es e_version; /* Object file version */
|
2023-03-31 07:59:19 +02:00
|
|
|
u64 e_entry; /* Entry point address */
|
|
|
|
u64 e_phoff; /* Program header offset */
|
|
|
|
u64 e_shoff; /* Section header offset */
|
|
|
|
u32 e_flags; /* Processor-specific flags */
|
|
|
|
u16 e_ehsize; /* ELF header size */
|
|
|
|
u16 e_phentsize; /* Size of program header entry */
|
|
|
|
u16 e_phnum; /* Number of program header entries */
|
|
|
|
u16 e_shentsize; /* Size of section header entry */
|
|
|
|
u16 e_shnum; /* Number of section header entries */
|
|
|
|
u16 e_shstrndx; /* Section name string table index */
|
|
|
|
};
|
|
|
|
|
|
|
|
struct elf_program_header
|
|
|
|
{
|
|
|
|
u32 p_type; /* Type of segment */
|
|
|
|
u32 p_flags; /* Segment attributes */
|
|
|
|
u64 p_offset; /* Offset in file */
|
|
|
|
u64 p_vaddr; /* Virtual address in memory */
|
|
|
|
u64 p_paddr; /* Reserved */
|
|
|
|
u64 p_filesz; /* Size of segment in file */
|
|
|
|
u64 p_memsz; /* Size of segment in memory */
|
|
|
|
u64 p_align; /* Alignment of segment */
|
|
|
|
};
|
|
|
|
|
|
|
|
struct elf_section_header
|
|
|
|
{
|
|
|
|
u32 sh_name; /* Section name */
|
|
|
|
u32 sh_type; /* Section type */
|
|
|
|
u64 sh_flags; /* Section attributes */
|
|
|
|
u64 sh_addr; /* Virtual address in memory */
|
|
|
|
u64 sh_offset; /* Offset in file */
|
|
|
|
u64 sh_size; /* Size of section */
|
|
|
|
u32 sh_link; /* Link to other section */
|
|
|
|
u32 sh_info; /* Miscellaneous information */
|
|
|
|
u64 sh_addralign; /* Address alignment boundary */
|
|
|
|
u64 sh_entsize; /* Size of entries, if section has table */
|
|
|
|
};
|
|
|
|
|
2023-04-18 13:14:58 +02:00
|
|
|
typedef enum :u64 {
|
|
|
|
PT_FAKE = 0x1,
|
|
|
|
PT_NPDRM_EXEC = 0x4,
|
|
|
|
PT_NPDRM_DYNLIB = 0x5,
|
|
|
|
PT_SYSTEM_EXEC = 0x8,
|
|
|
|
PT_SYSTEM_DYNLIB = 0x9,
|
|
|
|
PT_HOST_KERNEL = 0xC,
|
|
|
|
PT_SECURE_MODULE = 0xE,
|
|
|
|
PT_SECURE_KERNEL = 0xF
|
|
|
|
} program_type_es;
|
|
|
|
|
2023-04-13 13:51:58 +02:00
|
|
|
struct elf_program_id_header
|
|
|
|
{
|
|
|
|
u64 authid;
|
2023-04-18 13:14:58 +02:00
|
|
|
program_type_es program_type;
|
2023-04-13 13:51:58 +02:00
|
|
|
u64 appver;
|
|
|
|
u64 firmver;
|
|
|
|
u08 digest[32];
|
|
|
|
};
|
2023-03-28 16:36:19 +02:00
|
|
|
class Elf
|
|
|
|
{
|
|
|
|
public:
|
2023-03-31 19:27:06 +02:00
|
|
|
Elf() = default;
|
|
|
|
virtual ~Elf();
|
|
|
|
|
2023-03-28 16:36:19 +02:00
|
|
|
void Open(const std::string & file_name);
|
2023-03-28 18:21:34 +02:00
|
|
|
bool isSelfFile() const;
|
2023-04-04 08:29:49 +02:00
|
|
|
bool isElfFile() const;
|
2023-03-28 18:21:34 +02:00
|
|
|
void DebugDump();
|
2023-03-28 16:36:19 +02:00
|
|
|
private:
|
2023-03-31 19:27:06 +02:00
|
|
|
|
|
|
|
void Reset();
|
|
|
|
|
2023-03-28 16:36:19 +02:00
|
|
|
FsFile* m_f = nullptr;
|
|
|
|
self_header* m_self = nullptr;
|
2023-03-30 16:38:37 +02:00
|
|
|
self_segment_header* m_self_segments = nullptr;
|
2023-03-31 19:27:06 +02:00
|
|
|
elf_header* m_elf_header = nullptr;
|
2023-04-08 12:40:32 +02:00
|
|
|
elf_program_header* m_elf_phdr = nullptr;
|
|
|
|
elf_section_header* m_elf_shdr = nullptr;
|
2023-04-13 13:51:58 +02:00
|
|
|
elf_program_id_header* m_self_id_header = nullptr;
|
2023-03-28 16:36:19 +02:00
|
|
|
};
|
|
|
|
|